

Design of a FET (Transistor)

$$N_A \approx 6.023 \times 10^{23} \frac{1}{\text{mole}}$$

$$k_B \approx 1.38 \times 10^{-23} \frac{\text{joule}}{\text{K}}$$

$$e \approx 1.6 \times 10^{-19} \text{ coul}$$

$$h \approx 6.63 \times 10^{-34} \text{ J}\cdot\text{s}$$

$$\mu_m \approx 10^6 \text{ m}^2/\text{Vs}$$

$$\epsilon_0 \approx 10^{-9} \text{ F/m}$$

$$\epsilon_o \approx 8.85 \times 10^{-12} \frac{\text{F}}{\text{m}}$$




Figure 8.27 Schematics of a MOSFET with the p-type base n⁺-doped for source and drain. A contact is attached directly to the substrate for threshold voltage adjustment. (After K.W. Böer, *Survey of Semiconductor Physics*, Vol. 2, Van Nostrand Reinhold, New York, 1992. With permission.)

$$I_D = \left(\frac{Z}{L}\right) \mu_n C_o \left\{ \left(V_g - 2V_T - \frac{V_{DS}}{2} \right) V_{DS} - \frac{2}{3C_o} (2\epsilon\epsilon_o e N_A)^{1/2} \left[(V_{DS} + 2V_T)^{3/2} - (2V_T)^{3/2} \right] \right\} \quad (8.37)$$

where C_o is the gate SiO_2 layer's capacitance per unit area and

$$V_T = \frac{k_B T}{e} \ln \left(\frac{N_A}{n_i} \right).$$

For Z and L , see Figure 8.27.